APPLICATION NOTE 167-18
## DATA DOMAIN MEASUREMENT SERIES

# Functional analysis of National Semiconductor SC/MP microprocessor system.

1. INTRODUCTION

This application note is designed to assist the user of the National Semiconductor SC/MP microprocessor in the real time analysis of his system in both design and troubleshooting environments. The note demonstrates real time analysis of actual program sequences, triggering on specific events, use of the map, paging technique, and observation of information flow on the data bus.

The SC/MP is a single-chip microprocessor packaged in a 40-pin DIP package and intended for use in general-purpose applications. The chip has self-contained timing circuits (frequency is set with an external crystal or capacitor), 16-bit addressing capability, and serial and parallel data transfer capability. The Central Processing Unit (CPU) contains an 8-bit data bus and a 12-bit address bus as well as three pointer registers capable of automatic incrementing or decrementing. The architecture makes possible a very low-cost system including internal I/O ports and compatability with most standard TTL/CMOS components.

2. PIN ASSIGNMENTS

PIN			PIN
NWDS ←	1	40 ←	V_GG
NRDS ←	2	39 ←	NADS
ENIN →	3	38 →	X2
ENOUT ←	4	37 →	X1
BREQ ↔	5	36 →	AD11
NHOLD →	6	35 →	AD10
NRST →	7	34 →	AD09
CONT →	8	33 →	AD08
DB7 ↔	9	32 →	AD07
DB6 ↔	10	31 →	AD06
DB6 ↔	11	30 →	AD05
DB4 ←	12	29 →	AD04
DB3 ↔	13	28 →	AD03
DB2 ↔	14	27 →	AD02
DB1 ↔	15	26 →	AD01
DB0 ↔	16	25 →	AD00
SENSE A →	17	24 ←	SIN
SENSE B ←	18	23 ↔	SOUT
FLAG 0 ←	19	22 →	FLAG 2
V_SS →	20	21 →	FLAG 1

NATIONAL SC/MP

PIN NAME	FUNCTION
DB0-DB7	Data Bus
AD00-AD11	Address Bus
FLAG 0-FLAG 2	User Assigned, General-purpose Bit
X1, X2	To Ext Timing Xtal/Cap.
NWDS	Write Strobe Output
NRDS	Read Strobe Output
ENIN	Enable Input
ENOUT	Enable Output
BREQ	Bus Request Input/Output
NHOLD	Hold Lengthens Input/Output Cycle
NRST	Reset Input
CONT	Continue Input
SENSE A-SENSE B	General Purpose Status Inputs
NADS	Address Strobe Output
SIN	Serial Input
SOUT	Serial Output
V_SS	Positive Supply Voltage
V_GG	Negative Supply Voltage

HEWLETT **hp** PACKARD

3. PROBE CONNECTIONS

A system that will not "come up" can frequently be debugged by monitoring address flow alone. With the SC/MP, the following Logic State Analyzer Probe connections will display activity on the SC/MP Address Bus.

LOGIC ANALYZER		SC/MP PIN NUMBER
10231 DATA PROBE	0 →	25 (AD00)
	1 →	26 (AD01)
	2 →	27 (AD02)
	3 →	28 (AD03)
	4 →	29 (AD04)
	5 →	30 (AD05)
	GND	

LOGIC ANALYZER		SC/MP PIN NUMBER
10231 DATA PROBE	6 →	31 (AD06)
	7 →	32 (AD07)
	8 →	33 (AD08)
	9 →	34 (AD09)
	10 →	35 (AD10)
	11 →	36 (AD11)
	GND	

LOGIC ANALYZER		SC/MP PIN NUMBER
10230 CLOCK PROBE	CLOCK →	2 (NRDS)
	GND	

4. SETTING THE CONTROLS

Turn power on to the Logic State Analyzer and set controls as follows:

Display Mode	Table A
Sample Mode	SGL
Start Display	ON
Trigger Mode	WORD
Threshold	TTL
Clock	⌐
All other pushbuttons	Out Position
Display Time	ccw
Column Blanking	Display 12 bits
Qualifiers	OFF
Trigger Word Switches	Set to Address at which you wish to trigger*

*If program is not looping or cycling through the selected address, press RESET and start your system. The first time the system passes through the selected trigger state, the display will be generated and stored.

5. DISPLAY INTERPRETATION

Figure 1 shows the display of information on the address bus (A) and the program from which it was derived (B). This figure will help you understand the Logic State Analyzer display. Your own program will do equally well. Proper system program operation is verified by a comparison of the table display with the program listing.

The entire program can be viewed in 16 word "Pages" by resetting the trigger word switches to correspond to the last (16th) word in each successive display. This paging technique can also be accomplished by using the Digital Delay thumbwheel switches advanced in increments of 16.

|			
001	C4	LDI	Two byte instruction to load AC with
002	03	DATA	high order bits (03₁₆) for Pointer 1.
003	35	XPAH	Load (AC) into Pointer 1 MSB.
004	C4	LDI	Two byte instruction to load AC with
005	F4	DATA	order bits (F4₁₆) for Pointer 1.
006	31	XPAL	Load (AC) into Pointer 1 LSB (Pointer 1 = 03F4).
007	90	JMP	Two byte instruction indicates how many
008	7E	DISP	program steps to jump.
087	90	JMP	Two byte instruction indicates how many
088	49	DISP	program steps to jump.
0D2	08	NOP	No operation.
0D3	C1	LD	Two byte instruction to load I/O Port
0D4	00	DISP	1 into AC.
3F4	53	DATA	Data secured from I/O port addressed by Pointer 1.
0D5	D4	ANI	Two byte instruction to "AND" data from
0D6	F0	DATA	Pointer 1 with (F0₁₆).
0D7	9C	JNZ	Two byte instruction to loop to 0D3 if
0D8	FA	DISP	(AC) ≠ 0.

Figure 1. System activity on the SC/MP Address Bus.

6. THE MAP

If a tabular display is not presented in the previous step, it means that the system did not access the selected address and the No Trigger light will be on. To find where the system is residing in the program, switch to "map" (figure 2). The Logic State Analyzer trigger word switches are now operating in their cursor positioning mode. Use the trigger word switches to position the cursor (circle) over one of the dots on


Figure 2. Map Display Shows Entire System Activity.

screen. Switch to MAP EXPAND and make the final positioning. The no trigger light will now go out and pressing Table A pushbutton will display the 16 address words beginning at the point located with the cursor.

7. VIEWING ADDRESS AND DATA LINES

When program deviations are found, the reason may be as simple as a program error or as complicated as a hardware failure on the Data Bus or in peripheral memory. Additional input channels now become very desirable. By combining the 1600A and the 1607A the display and trigger capability can be expanded to 32 bits wide, allowing the full 16 bits of address, 8 bits of data, and eight other active lines to be viewed simultaneously. Connect the instrument as follows:

1. Connect the data cable between rear-panel connectors.
2. Connect trigger bus cable between instrument front panel bus connectors.
3. Select Trigger mode "WORD" on 1600A.
4. Select "BUS" and "OFF" on the 1607A.
5. Select "Start Display", SAMPLE MODE "Single" on both Analyzers, and TABLE "A&B" on the 1600A.
6. Set Threshold and Logic Polarity on 1607A to be the same as the 1600A.
7. Leave all other pushbuttons "out" on 1607A.
8. Leave the 1600A set up as in Section 3.
9. Connect data and clock inputs for 1607A to the SC/MP as follows:
   a. Data inputs on 1607A 0 through 7 to SC/MP DB0 through DB7 respectively.
   b. Clock input to SC/MP pin 2.
   c. Grounds to appropriate point(s).
10. Press "Reset" on both Logic State Analyzers and restart system.
11. Set Column Blanking on 1607A to display 8 columns.

Figure 3. Typical Test Setup of 1600A and 1607A for Displaying up to 32 Bits of Information.

8. DISPLAY INTERPRETATION OF ADDRESS AND DATA BUSES

Operating the Logic State Analyzer system as set up in section seven, the display shows all the activity on the address and data buses during system operation. Even though there is a 16-bit address register in the SC/MP, the output is not latched in our test system and the display shows only what is on the 12-bit address bus.

Figure 4A is the Logic State Analyzer display of address and data activity in the SC/MP while operating from the program listed in figure 4B. The first six program steps load an 8-bit address into Pointer 1 for use later in the program. At program step 008 and 088, the program calls for a jump to address 0D2, and by examining the display you can see these jump instructions being executed.

The next portion of the program loads data from I/O Port 1 into the accumulator. Pointer 1 addresses I/O Port 1 and it is here that the address 03F4 from earlier steps is used. The display shows that each of these program steps is completed accurately. Similiar analysis will show the implementation of each instruction in the program.

9. CONCLUSION

From the foregoing examples, it may be concluded that efficient troubleshooting of National Semiconductor SC/MP μP systems is expedited by two factors. First: availability of the program listing, the definitive document of program execution; and Second: the availability of real time Logic State Analysis to display system operation in terms of actual logic bits for rapid error detection and correction.

Figure 4. Display Showing Address and Data Bus Activity.

HEWLETT **hp** PACKARD